## IN THE CLAIMS

1-20. (Canceled)

21. (New) A method of producing a memory cell, comprising:

providing a trench capacitor in a substrate;

providing a dielectric layer on an upper portion of the trench capacitor;

providing a transistor coupled to said trench capacitor, including etching the substrate to produce a transistor trench adjacent the trench capacitor, and providing in the transistor trench a portion of a gate of the transistor; and

said etching step including using the dielectric layer as an etch mask.

- 22. (New) The method of Claim 21, wherein a width of the transistor trench is less than a lithographic groundrule.
- 23. (New) The method of Claim 22, including providing a portion of the gate of the transistor outside of the transistor trench, said portion having a width greater than the width of the transistor trench.
- 24. (New) The method of Claim 22, including providing a portion of the gate of the transistor outside of the transistor trench, said portion having a width equal to the lithographic groundrule.
  - 25. (New) The method of Claim 21, wherein the gate is doped polysilicon.

- 26. (New) The method of Claim 21, including providing a cap layer over a further portion of the gate that is outside of the transistor trench.
- 27. (New) The method of Claim 21, including providing a salicide layer over a further portion of the gate that is outside of the transistor trench.

contid

- 28. (New) The method of Claim 27, including providing a cap layer over the further portion of the gate.
  - 29. (New) The method of Claim 21, wherein the dielectric layer is silicon oxide.
  - 30. (New) The method of Claim 29, wherein the gate is doped polysilicon.
- 31. (New) The method of Claim 21, including providing a portion of the gate of the transistor outside of the transistor trench, said portion having a width greater than the width of the transistor trench.
- 32. (New) The method of Claim 21, including providing a portion of the gate of the transistor outside of the transistor trench, said portion having a width equal to a lithographic groundrule.
- 33. (New) An article of manufacture including an integrated circuit having a memory cell produced according to the method of Claim 21.